

**256-OUTPUT TFT-LCD GATE DRIVER**
**DESCRIPTION**

The  $\mu$  PD16700 is a TFT-LCD gate driver equipped with 256-output lines. It can output a high-gate scanning voltage in response to CMOS level input because it provided with a level-shift circuit inside the IC circuit. It can also drive the XGA/SXGA panel.

**FEATURES**

- CMOS level input (3.3 V)
- 256 outputs
- High-output voltage ( $V_{DD2}-V_{EE2}$  = amplitude: 40 V MAX.)
- Capable of All-on outputting (/AO)

**Remark** /xxx indicates active low signal.


**ORDERING INFORMATION**

Part Number	Package
$\mu$ PD16700N-xxx	TCP (TAB package)

**Remark** The TCP's external shape is customized. To order the required shape, please contact an one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
 Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM



**Note** LS1: shifts CMOS level and internal level, LS2: shifts interval level and output level ( $V_{DD2}$ - $V_{EE2}$ ).

2. PIN CONFIGURATION (μ PD16700N-xxx : Copper Foil Surface, Face-up)




**Remark** This figure does not specify the TCP package.


3. PIN FUNCTIONS

Pin Symbol	Pin Name	I/O	Description
O <sub>1</sub> to O <sub>256</sub>	Driver	O	These pins output scan signals that drive the vertical direction (gate lines) of a TFT-LCD. The output signals change in synchronization with the rising edge of shift clock (CLK). The driver output amplitude is V <sub>DD2</sub> - V <sub>EE2</sub> .
R,/L	Shift direction select	I	Refers to the shift direction control. The shift directions of shift registers are as follows. R,/L = H (right shift) : STVR → O <sub>1</sub> → O <sub>256</sub> → STVL R,/L = L (left shift) : STVL → O <sub>256</sub> → O <sub>1</sub> → STVR
★ STVR, STVL	Start pulse	I/O	These refer to the input pins of the internal shift register. The start pulse is read at the rising edge of CLK, and scan signals are output from the driver output pins. The input level is a CMOS (3.3 V) level. The start pulse is output at the falling edge of the 256th clock of CLK, and is cleared at the falling edge of the 257th clock. The output level is V <sub>DD1</sub> - V <sub>SS</sub> (logic level). The output level is a CMOS level (3.3 V).
★ CLK	Shift clock	I	This pin inputs a shift clock to the internal shift register. The shift operation is performed in synchronization with the rising edge of this input.
★ OE <sub>1</sub> to OE <sub>3</sub>	Output enable	I	When these pins go H, the driver output is fixed to V <sub>EE2</sub> level. The shift registers are not cleared. These pins are not synchronous with CLK. OE <sub>1</sub> : O <sub>1</sub> , O <sub>4</sub> , ... O <sub>250</sub> , O <sub>253</sub> , O <sub>256</sub> OE <sub>2</sub> : O <sub>2</sub> , O <sub>5</sub> , ... O <sub>251</sub> , O <sub>254</sub> OE <sub>3</sub> : O <sub>3</sub> , O <sub>6</sub> , ... O <sub>252</sub> , O <sub>255</sub>
★ /AO	All-on control	I	When this pin goes L, the driver output is fixed to V <sub>DD2</sub> level. The shift register is not cleared. This pin has priority over OE <sub>1</sub> to OE <sub>3</sub> . This pin is not synchronous with CLK.
V <sub>DD1</sub>	Logic power supply	–	3.3 V ± 0.3 V
V <sub>DD2</sub>	Driver positive power supply	–	15 to 25 V The driver output : H level
V <sub>SS</sub>	Logic ground	–	Connect this pin to the ground of the system.
V <sub>EE1</sub>	Negative Power supply for internal operation	–	–15 to –5 V
V <sub>EE2</sub>	Driver negative power supply	–	The driver output : L level (V <sub>EE2</sub> -V <sub>EE1</sub> < 6.0 V)

- Cautions 1.** To prevent latch up, turn on power to V<sub>DD1</sub>, V<sub>EE1/2</sub>, V<sub>DD2</sub>, and logic input in this order. Turn off power in the reverse order. These power up/down sequence must be observed also during transition period.
- 2.** Insert a capacitor of about 0.1 μF between each power line, as shown below, to secure noise margin such as V<sub>IH</sub> and V<sub>IL</sub>.



4. TIMING CHART (R,/L = H, /AO = H)



5. ELECTRICAL SPECIFICATIONS

**Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	V <sub>DD1</sub>	-0.5 to +7.0	V
Driver Positive Supply Voltage	V <sub>DD2</sub>	-0.5 to +28	V
Power Supply Voltage	V <sub>DD2</sub> -V <sub>EE1</sub> , V <sub>EE2</sub>	-0.5 to +42	V
Internal Operation Negative Supply Voltage	V <sub>EE1</sub>	-16 to +0.5	V
Driver Negative Supply Voltage	V <sub>EE2</sub>	V <sub>EE1</sub> - 0.3 to V <sub>EE1</sub> + 7.0	V
Input Voltage	V <sub>I</sub>	-0.5 to V <sub>DD1</sub> + 0.5	V
Operating Ambient Temperature	T <sub>A</sub>	-20 to +75	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Recommended Operating Range (T<sub>A</sub> = -20 to +75°C, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	V <sub>DD1</sub>	3.0	3.3	3.6	V
Driver Positive Supply Voltage	V <sub>DD2</sub>	15	23	25	V
Internal Operation Negative Supply Voltage	V <sub>EE1</sub>	-15	-10	-5.0	V
Power Supply Voltage	V <sub>DD2</sub> -V <sub>EE1</sub>	20	33	40	V
	V <sub>EE2</sub> -V <sub>EE1</sub>	0		6.0	V
Clock Frequency	f <sub>CLK</sub>			100	kHz

**Electrical Characteristics (T<sub>A</sub> = -20 to +75°C, V<sub>DD1</sub> = 3.3 V ± 0.3 V, V<sub>DD2</sub> = 23 V, V<sub>EE1</sub> = V<sub>EE2</sub> = -10 V, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level Input Voltage	V <sub>IH</sub>	CLK, STVR (STVL), R <sub>I</sub> /L <sub>I</sub> , OE <sub>1</sub> -OE <sub>3</sub>	0.8 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-level Input Voltage	V <sub>IL</sub>		V <sub>SS</sub>		0.2 V <sub>DD1</sub>	V
High-level Output Voltage	V <sub>OH</sub>	STVR (STVL), I <sub>OH</sub> = -40 μA	V <sub>DD1</sub> - 0.4		V <sub>DD1</sub>	V
Low-level Output Voltage	V <sub>OL</sub>	STVR (STVL), I <sub>OL</sub> = +40 μA	V <sub>SS</sub>		V <sub>SS</sub> + 0.4	V
LCD Driver Output ON Resistance	R <sub>ON</sub>	V <sub>OUT</sub> = V <sub>EE2</sub> + 1.0 V, or V <sub>DD2</sub> - 1.0 V		0.25	1.0	kΩ
Input Leak Current	I <sub>IL</sub>	V <sub>I</sub> = 0 V or 3.6 V			±1.0	μA
Static Current Dissipation	I <sub>DD1</sub>	V <sub>DD1</sub> , f <sub>CLK</sub> = 50 kHz, OE <sub>1</sub> = OE <sub>2</sub> = OE <sub>3</sub> = L, f <sub>STV</sub> = 60 Hz, no load		500	1000	μA
	I <sub>DD2</sub>	V <sub>DD2</sub> , f <sub>CLK</sub> = 50 kHz, OE <sub>1</sub> = OE <sub>2</sub> = OE <sub>3</sub> = L, f <sub>STV</sub> = 60 Hz, no load		50	100	μA
	I <sub>EE</sub>	V <sub>EE1</sub> , f <sub>CLK</sub> = 50 kHz, OE <sub>1</sub> = OE <sub>2</sub> = OE <sub>3</sub> = L, f <sub>STV</sub> = 60 Hz, no load	-1100	-550		μA

★

**Switching Characteristics (T<sub>A</sub> = -20 to +75°C, V<sub>DD1</sub> = 3.3 V ± 0.3 V, V<sub>DD2</sub> = 23 V, V<sub>EE1</sub> = V<sub>EE2</sub> = -10 V, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
★ Cascade Output Delay Time	t <sub>PHL1</sub>	C <sub>L</sub> = 20 pF,		240	800	ns
	t <sub>PLH1</sub>	CLK → STVL (STVR)		240	800	ns
★ Driver Output Delay Time	t <sub>PHL2</sub>	C <sub>L</sub> = 300 pF, CLK → O <sub>n</sub>		240	800	ns
	t <sub>PLH2</sub>			240	800	ns
	t <sub>PHL3</sub>	C <sub>L</sub> = 300 pF, OE <sub>n</sub> → O <sub>n</sub>		240	800	ns
	t <sub>PLH3</sub>			240	800	ns
Output Rise Time	t <sub>TLH</sub>	C <sub>L</sub> = 300 pF			350	ns
Output Fall Time	t <sub>THL</sub>				350	ns
★ Input Capacitance	C <sub>I</sub>	T <sub>A</sub> = 25 °C		6.0	15	pF

**Timing Requirements (T<sub>A</sub> = -20 to +75°C, V<sub>DD1</sub> = 3.3 V ± 0.3 V, V<sub>DD2</sub> = 23 V, V<sub>EE1</sub> = V<sub>EE2</sub> = -10 V, V<sub>SS</sub> = 0 V)**


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse High Width	PW <sub>CLK(H)</sub>		500			ns
Clock Pulse Low Width	PW <sub>CLK(L)</sub>		500			ns
Enable Pulse Width	PW <sub>OE</sub>		1.0			μs
Data Setup Time	t <sub>SETUP</sub>	STVR (STVL) ↑ → CLK ↑	200			ns
Data Hold Time	t <sub>HOLD</sub>	CLK ↑ → STVR(STVL) ↓	200			ns

**Caution** Keep the time and fall time of the logic input to t<sub>r</sub> = t<sub>f</sub> = 20 ns (10 to 90% of the rated values).

**Remark** Unless otherwise specified, the input level is defined to be V<sub>IH</sub> = 0.8 V<sub>DD1</sub>, V<sub>IL</sub> = 0.2 V<sub>DD1</sub>. For details, refer to **Switching Characteristic Waveform**.

Switching Characteristic Waveform (R,/L= H)

Unless otherwise specified, the input level is defined to be  $V_{IH} = 0.8 V_{DD1}$ ,  $V_{IL} = 0.2 V_{DD1}$ .





**6. RECOMMENDED MOUNTING CONDITIONS**

The following conditions must be met for mounting conditions of the μ PD16700.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μ PD16700N-xxx : TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds : pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm <sup>2</sup> : time 3 to 5 sec. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm <sup>2</sup> : time 30 to 40 sec. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite,Ltd).

**Caution** To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

[MEMO]

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades to NEC's Semiconductor Devices (C11531E)

- **The information in this document is current as of June, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
  - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
  - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
  - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
  - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
  - NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.  
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots  
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)  
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
  - (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).